Skip to content
Snippets Groups Projects
Select Git revision
  • 372
  • master default
2 results
You can move around the graph by using the arrow keys.
Created with Raphaël 2.2.011Oct14Sep10Jun982116May929Apr28217421Mar201817161428Feb27242019181716Jun1514131128May2624141312117Apr6Mar542128Feb26151423Dec22181615121110941Fixes for synthesis to run.372372Synthesis flow for caravel. Several issues with libraries at this point, so synthesis has several errors.hacky fix for conb cell spice netlistChanges to get calibre lvs to pass.Path to stdcells.spi modifiedminor bug fixed in GDS stream in&outupdate the construct.pymodified calibre lvs, netlist parser addedupdate setup fileadd gds layermap conversionAdded node for calibre lvs with extraction.Merge branch '372' of code.stanford.edu:ee272/skywater-digital-flow into 372Added independent signoff flow for user project wrapper.drc options addeddebug addedmodified configure.ymlAdd klayout DRC batch modewqModified LEF generation to have cut outs around pins in obstructions.Merge branch '372' of code.stanford.edu:ee272/skywater-digital-flow into 372Changes to connect macro power to caravel user project wrapper power.Update GcdUnit/design/synopsys-vcs-sim-sdf/README.mdUpdate README.mdUpdate GcdUnit/design/synopsys-vcs-sim-sdf/README.mdUpdate GcdUnit/design/synopsys-vcs-sim-sdf/README.mdUpdate GcdUnit/design/synopsys-vcs-sim-sdf/README.mdUpdate GcdUnit/design/synopsys-vcs-sim-sdf/README.mdREADME initial commitsREADME initial commitsSDF GLS updates on GcdUnitMerge branch '372' of code.stanford.edu:ee272/skywater-digital-flow into 372Flow for GcdUnit for integration into caravel user project.SramUnit pipeline cleaner functional end-to-end. Antenna node added to SramUnit. Floorplan node added to GcdUnit. Fixed open-magic-gds2spice-nobbox functionality, no longer blackboxes lef files. Syntax hotfix in antenna node tcl scripts.Added a netgen lvs node that compares netlists at a device level instead of blackboxing standard cells.Fixed tech lef file path in def2spice node to get netgen lvs to run correctly on the extracted def. Also made the clock period in the testbench match the one in construct.py.updated setup for 372 and up-to-date open_pdksUpdate README.mdUpdate README.mdcorrect typomastermasteruse one testbench for both rtl and gl simenable assertion in testbench; seems working with icarus