Newer
Older
#! /usr/bin/env python
#=========================================================================
# construct.py
#=========================================================================
# Demo with 16-bit GcdUnit
#
# Author : Priyanka Raina
# Date : December 4, 2020
#
import os
import sys
from mflowgen.components import Graph, Step
def construct():
g = Graph()
#-----------------------------------------------------------------------
# Parameters
#-----------------------------------------------------------------------
adk_name = 'skywater-130nm-adk'
adk_view = 'view-standard'
parameters = {
'construct_path' : __file__,
'design_name' : 'GcdUnit',
'adk' : adk_name,
'adk_view' : adk_view,
'topographical' : True,
'testbench_name' : 'GcdUnitTb',
'strip_path' : 'GcdUnitTb/GcdUnit_inst',
'saif_instance' : 'GcdUnitTb/GcdUnit_inst'
}
#-----------------------------------------------------------------------
# Create nodes
#-----------------------------------------------------------------------
this_dir = os.path.dirname( os.path.abspath( __file__ ) )
# ADK step
g.set_adk( adk_name )
adk = g.get_adk_step()
rtl = Step( this_dir + '/rtl' )
constraints = Step( this_dir + '/constraints' )
testbench = Step( this_dir + '/testbench' )
# Power node is custom because power and gnd pins are named differently in
# the standard cells compared to the default node, and the layer numbering is
# different because of li layer, the default assumes metal 1 is the lowest
# layer
power = Step( this_dir + '/cadence-innovus-power' )
# Signoff is custom because it has to output def that the default step does
# not do. This is because we use the def instead of gds for generating spice
# from layout for LVS
signoff = Step( this_dir + '/cadence-innovus-signoff' )
pt_power_rtl = Step( this_dir + '/synopsys-ptpx-rtl' )
magic_drc = Step( this_dir + '/open-magic-drc' )
magic_def2spice = Step( this_dir + '/open-magic-def2spice' )
netgen_lvs = Step( this_dir + '/open-netgen-lvs' )
info = Step( 'info', default=True )
dc = Step( 'synopsys-dc-synthesis', default=True )
# Need to use clone if you want to instantiate the same node more than once
# in your graph but configure it differently, for example, RTL simulation and
# gate-level simulation use the same VCS node
vcs_sim = Step( 'synopsys-vcs-sim', default=True )
rtl_sim = vcs_sim.clone()
gl_sim = vcs_sim.clone()
rtl_sim.set_name( 'rtl-sim' )
gl_sim.set_name( 'gl-sim' )
iflow = Step( 'cadence-innovus-flowsetup', default=True )
init = Step( 'cadence-innovus-init', default=True )
place = Step( 'cadence-innovus-place', default=True )
cts = Step( 'cadence-innovus-cts', default=True )
postcts_hold = Step( 'cadence-innovus-postcts_hold', default=True )
route = Step( 'cadence-innovus-route', default=True )
postroute = Step( 'cadence-innovus-postroute', default=True )
gdsmerge = Step( 'mentor-calibre-gdsmerge', default=True )
pt_timing = Step( 'synopsys-pt-timing-signoff', default=True )
gen_saif = Step( 'synopsys-vcd2saif-convert', default=True )
gen_saif_rtl = gen_saif.clone()
gen_saif_gl = gen_saif.clone()
gen_saif_rtl.set_name( 'gen-saif-rtl' )
gen_saif_gl.set_name( 'gen-saif-gl' )
pt_power_gl = Step( 'synopsys-ptpx-gl', default=True )
#-----------------------------------------------------------------------
# Graph -- Add nodes
#-----------------------------------------------------------------------
g.add_step( info )
g.add_step( rtl )
g.add_step( testbench )
g.add_step( rtl_sim )
g.add_step( constraints )
g.add_step( dc )
g.add_step( iflow )
g.add_step( init )
g.add_step( power )
g.add_step( place )
g.add_step( cts )
g.add_step( postcts_hold )
g.add_step( route )
g.add_step( postroute )
g.add_step( signoff )
g.add_step( gdsmerge )
g.add_step( pt_timing )
g.add_step( gen_saif_rtl )
g.add_step( pt_power_rtl )
g.add_step( gl_sim )
g.add_step( gen_saif_gl )
g.add_step( pt_power_gl )
g.add_step( magic_drc )
g.add_step( magic_def2spice )
g.add_step( netgen_lvs )
#-----------------------------------------------------------------------
# Graph -- Add edges
#-----------------------------------------------------------------------
# Dynamically add edges
rtl_sim.extend_inputs(['design.v'])
rtl_sim.extend_inputs(['test_vectors.txt'])
gl_sim.extend_inputs(['test_vectors.txt'])
# Connect by name
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
g.connect_by_name( adk, iflow )
g.connect_by_name( adk, init )
g.connect_by_name( adk, power )
g.connect_by_name( adk, place )
g.connect_by_name( adk, cts )
g.connect_by_name( adk, postcts_hold )
g.connect_by_name( adk, route )
g.connect_by_name( adk, postroute )
g.connect_by_name( adk, signoff )
g.connect_by_name( adk, gdsmerge )
g.connect_by_name( adk, magic_drc )
g.connect_by_name( adk, magic_def2spice )
g.connect_by_name( adk, netgen_lvs )
g.connect_by_name( adk, pt_timing )
g.connect_by_name( adk, pt_power_rtl )
g.connect_by_name( adk, pt_power_gl )
g.connect_by_name( rtl, rtl_sim ) # design.v
g.connect_by_name( testbench, rtl_sim ) # testbench.sv
g.connect( rtl_sim.o( 'design.vpd' ), gen_saif_rtl.i( 'run.vcd' ) )
# FIXME: VCS sim node generates a VCD file but gives it a VPD extension
g.connect_by_name( rtl, dc )
g.connect_by_name( constraints, dc )
g.connect_by_name( gen_saif_rtl, dc ) # run.saif
g.connect_by_name( dc, iflow )
g.connect_by_name( dc, init )
g.connect_by_name( dc, power )
g.connect_by_name( dc, place )
g.connect_by_name( dc, cts )
g.connect_by_name( dc, pt_power_rtl ) # design.namemap
g.connect_by_name( iflow, init )
g.connect_by_name( iflow, power )
g.connect_by_name( iflow, place )
g.connect_by_name( iflow, cts )
g.connect_by_name( iflow, postcts_hold )
g.connect_by_name( iflow, route )
g.connect_by_name( iflow, postroute )
g.connect_by_name( iflow, signoff )
# Core place and route flow
g.connect_by_name( init, power )
g.connect_by_name( power, place )
g.connect_by_name( place, cts )
g.connect_by_name( cts, postcts_hold )
g.connect_by_name( postcts_hold, route )
g.connect_by_name( route, postroute )
g.connect_by_name( postroute, signoff )
g.connect_by_name( signoff, gdsmerge )
# DRC, LVS, timing signoff and power signoff
g.connect_by_name( gdsmerge, magic_drc )
g.connect_by_name( signoff, magic_def2spice )
g.connect_by_name( signoff, netgen_lvs )
g.connect_by_name( magic_def2spice, netgen_lvs )
g.connect_by_name( signoff, pt_timing )
g.connect_by_name( signoff, pt_power_rtl )
g.connect_by_name( gen_saif_rtl, pt_power_rtl ) # run.saif
g.connect_by_name( signoff, pt_power_gl )
g.connect_by_name( gen_saif_gl, pt_power_gl ) # run.saif
# Gate level simulation
g.connect_by_name( adk, gl_sim )
g.connect( signoff.o( 'design.vcs.pg.v' ), gl_sim.i( 'design.vcs.v' ) )
g.connect( pt_timing.o( 'design.sdf' ), gl_sim.i( 'design.sdf' ) )
g.connect( testbench.o( 'testbench.sv' ), gl_sim.i( 'testbench.sv' ) )
g.connect( testbench.o( 'design.args.gls' ), gl_sim.i( 'design.args' ) )
g.connect( testbench.o( 'test_vectors.txt' ), gl_sim.i( 'test_vectors.txt' ) )
g.connect( gl_sim.o( 'design.vpd' ), gen_saif_gl.i( 'run.vcd' ) )
# FIXME: VCS sim node generates a VCD file but gives it a VPD extension
#-----------------------------------------------------------------------
# Parameterize
#-----------------------------------------------------------------------
g.update_params( parameters )
return g
if __name__ == '__main__':
g = construct()
g.plot()